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Abstract 
 
A Voltage Reference Using a Temperature-Dependent Current to Bias a 
Junction Diode 
 
Stefan Noel Mastovich, MSE 
The University of Texas at Austin, 2012 
 
Supervisor:  T.R. Viswanathan 
 
Bandgap voltage-reference circuits generate an appropriate amount of a voltage 
that varies proportionately to absolute temperature (called PTAT), to cancel the 
complementary to absolute temperature voltage variation (known as CTAT) of a current 
biased p-n junction diode so that the sum of the two voltages remains constant with 
respect to temperature. The bandgap voltage of Silicon is approximately 1.1V.  It is 
inconveniently large to generate and use in short-channel circuits where the supply 
voltage is limited 1.2V. So the idea presented here is to maintain a constant reference 
voltage of around half the supply voltage (700mV) across a junction diode. A simple 
circuit for generating the bias current with appropriate temperature dependence for 
biasing a diode is presented.  Simulation results in 55 nanometer technology demonstrate 
the feasibility of this scheme. The performance that is achievable is a reference voltage 
with less than 1 percent variation in the temperature range of 0 to 100 degrees C. 
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1. BACKGROUND 
1.1 Reference Voltage Design 
An integrated voltage reference has become an essential part of almost every IC.  
Voltage references are required for Analog to Digital Converters (ADC’s) and voltage 
regulators.  Integrating the voltage reference has the benefit of reducing the cost for the 
end user.  
In this section, standard reference voltage design will be described.  Common 
reference voltages are based on the bandgap voltage of silicon.  A bandgap reference 
circuit adds a base-emitter voltage with negative temperature coefficient with a scaled 
version of the thermal voltage to achieve a temperature independent voltage that is 
related to the bandgap of silicon.  This circuit will be described first.  Secondly, some 
other techniques that do not rely on the bipolar junction transistor are described. 
1.1.1 BANDGAP VOLTAGE REFERENCES 
In 1964, Hilbiber showed that the voltage difference between two base-emitter 
voltages biased at different current densities results in a voltage that is absolutely 
proportional to temperature [1].  In 1971, Bob Widlar designed a low voltage reference 
circuit that would supplant the commonly used zener voltage reference at the time.  The 
design was the first to allow monolithic realization of the reference voltage.  Figure 1(a) 
shows  a simplified schematic from the original paper [2]. 
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Figure 1: (a) Widlar voltage reference design and (b) the idealized Brokaw Cell. 
The Brokaw cell, shown in Figure 1(b), is a commonly studied implementation of 
the bandgap circuit.  The Brokaw implementation of the bandgap was first published in 
1974 [3].  An operational amplifier is used force equal currents into two different diode 
connected bipolar device with well defined area ratio.  The amplifier is used to add the 
scaled thermal voltage to a base emitter voltage.   
Figure 2 is a commonly implemented circuit using parasitic PNP devices in a 
standard NWELL CMOS process [4], [5]. 
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Figure 2: Common bandgap voltage reference. 
This circuit topology can be shown to have the following output voltage balancing 
VT and VBE as described before. 
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Since these early topologies, much work has been done to improve the design to 
work with standard CMOS by removing the need to have any resistors [6] and ultimately 
to operate at supply voltages even below the bandgap voltage, ie. 1V supply voltage, by 
generating a fraction of the bandgap voltage [7].  Also, a lot of work has been done on 
correcting the inherent curvature in the previously described bandgap references. 
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1.1.2 NON-BANDGAP BASED VOLTAGE REFERENCES 
The voltage reference designs described so far balance the negative and positive 
temperature coefficients of a bipolar base-emitter voltage and the thermal voltage 
respectively.  A MOSFET offers a similar option by balancing the negative temperature 
coefficient of the threshold voltage with the positive temperature coefficient of the 
MOSFET’s Von [8], [9].   
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2. DESIGN 
2.1 Architecture Description 
The principle of operation of a Bandgap reference voltage VBG is described by 
equation (2). 
 
     
                 
 
                      (2) 
 
Here VBE1(j1) and VBE2(j2) are two CTAT voltages across two p-n junctions biased 
at a fixed current density ratio γ = (j1/j2).  The first term, (VBE1 + VBE1)/2, is the average or 
common-mode value of the two junction voltages and it has CTAT temperature 
dependence since it is simply the average of two base-emitter voltages. The differential 
voltage, (VBE1 – VBE2) = VT  ln (λ), is PTAT. A simple way to obtain VBG would be to feed 
VBE1 and VBE2 into a special differential amplifier having a common-mode gain of unity 
and differential gain of λ. The differential gain λ needed to obtain VBG is about 5 if (VBE1 – 
VBE2) is 100mV obtainable with a current density ratio of γ = 100.  Let the voltages (VBE1 
+ VBE1)/2 and (VBE1 – VBE2)/2, be represented by the usual symbols VCM and vd 
respectively. Thus, 
 
 
 
            (3) 
There are many circuit implementations of (3) for applications requiring various 
levels of precision. There are three operations namely subtraction to obtain vd, scaling by 
λ and addition of VCM to be performed to obtain VBG. Some of them use operational 
amplifiers to obtain the required precision. Here, a simple circuit is presented for 
 6 
implementation in 55nano-meter CMOS technology for moderate precision applications 
such as a 6-bit ADC for Data communication systems that require sampling rates above 
1GHz. 
Equation (2) assumes that the diodes are biased by constant currents. In some 
designs it is customary to employ PTAT currents to obtain partial curvature correction. 
Here the key idea is to establish a constant reference voltage across a diode. To achieve 
this one needs to generate a temperature dependent bias current IB(T) such that when it is 
used to bias a junction will give a constant voltage of near 700 mV. This will result in a 
reasonable value of current (µA) in the diode to give an acceptable low-level of source-
impedance. A simple interpretation of this new scheme is that both CTAT and PTAT 
voltages in the right proportion add giving a constant voltage across a single p-n junction. 
Since the voltage across a junction is a logarithmic function of the bias current, addition 
of the two types of voltages within a junction will require a product of corresponding 
variations in the bias current IB(T). Formation of this bias current as a product two 
appropriate temperature-dependent terms is the key innovation in this novel circuit. 
To understand the nature of IB(T) one writes the well-known v-i relationship of a 
p-n junction diode 
 
          [  
  
  
] (4) 
 
Here VT = kT/q and IS are the thermal voltage and the theoretical value of the 
reverse saturation current of the diode respectively. For n=1 and IB>>IS, from (4) it can 
be seen that VBE becomes a temperature-independent reference voltage VREF if  
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Thus generating IB from IS requires a temperature-dependent current-gain [exp 
(VREF/VT)] that decreases with temperature. If IB(T) is derived from the temperature 
dependent IS(T) [10], there will be no need for further curvature correction. Expressing 
VREF as a weighted sum of CTAT and PTAT voltages, equation (6) follows because 
VCTAT = λVTln(γ). 
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It must be emphasized that when such a current flows in a diode the resultant VBE 
becomes VREF and thus equation (2) that assumes a temperature independent bias current 
is not valid anymore. However, it is important to relate the magnitudes of VBE and vd to 
obtain the correct proportion of CTAT and PTAT components. A simple circuit that 
implements this idea is presented in the below.  The Design Considerations and 
Simulation Results sections are presented in sections 2.2 and 2.3 respectively. 
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Figure 3: Proposed reference voltage architecture 
With reference to Figure 3, Q1, Q2 and Q3 are substrate pnp transistors biased by 
currents 10I, I, and I respectively. These bias currents are obtained by a current mirror 
formed by the p-channel transistors MP3, MP4, MP5 scaled in the ratio of 1:1:10. By 
choosing area ratios of Q2=10Q1 and Q3=Q1, the current-density-ratio (j1:j2:j3) is 100:1:10 
and is built into the circuit.  Note that Q3 has a current density j3 that is the geometric 
mean of j1 and j2. Thus, their emitter-base junction voltages represented by VBE1, VBE2 and 
VBE3 are given by voltages VBE1= VT ln (10I/IS), VBE2= VT ln (I/10IS) and VBE3= VT ln (I/IS) 
and the PTAT voltage (VBE1-VBE2) = VT ln(j1/j2) is represented by 2vd. Note that VBE3 will 
always be the common-mode voltage VCM = (VBE1+VBE2)/2 and is CTAT. The magnitude 
of the PTAT voltage vd = (VBE1-VBE2)/2 is (1/2) VT ln(100).  
 
             (7) 
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              (8) 
The balanced diode voltages VBE1 and VBE2 and the common-mode voltage VBE3 
are applied as gate-source voltages to three n-channel MOSFETS M1, M2 and M3 as 
shown. Let their drain-currents ID1, ID2 and ID3 respectively. 
A current (ID1-ID2) is formed using the p-channel current mirror (MP1, MP2) and is 
made equal to ID3 by a circuit that resembles the Wilson Current-Mirror as shown. The 
transistor M4 delivers the exponential bias current I needed in Q3 to maintain VBE3. KCL 
at the gate of M4 gives 
 
             (9) 
 
If long channel length transistors are chosen and are operated in their strong 
inversion region, one can assume an ideal square-law model for the n-channel transistors 
given by ID = k’(VGS-Vth)
2
. Here k’ and Vth have their usual meaning as transconductance 
parameter and threshold voltage respectively. Ignoring channel length modulation (7) 
leads to, 
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Canceling k’ and invoking the algebraic identity (a2-b2) = (a+b)(a-b) one can 
express the right hand side of the equation a product of two terms. This gives 
 
          
               (11) 
Canceling (VCM - Vth),  
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             (12) 
Thus this circuit relates VCM-Vth and vd instead of VCM and vd. However, this is 
acceptable because Vth is also CTAT [11]. Thus the current through the diode Q3 as 
 
                  (13) 
Using (7), (8), and (12)  
              (14) 
              (15) 
 
Thus the excess voltages of M1, M2 and M3 are PTAT voltages and hence their 
drain currents are proportional to k’VPTAT
2
. The current through Q1 will be 
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And thus the bias current for Q1 is a product containing two terms required to 
generate the constant reference voltage provided one has the correct proportion of PTAT 
and CTAT.  The temperature dependence of this current is as required in (6). Since (VBE1-
VBE2) depends only on current density ratio and not the absolute values of currents, its 
value will be still 2vd   although VBE1 remains constant. In other words, as temperature 
increases, VBE2 decreases to maintain the PTAT value 2vd at the correct proportion 
determined by the hardwired current density ratio that will need trimming.  
The transistor M4 is chosen to be a relatively large low-threshold device so that it 
can supply the necessary I and still keep its gate-source voltage within the limits allowed 
by the low power-supply voltage. Since k’ cancels in (10) the size of identical n-channel 
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transistors (M1, M2, and M3) only affects the currents in them. Since Vth is process 
dependent, the proportion of PTAT component generated will need adjustment by 
trimming MP5 or the current density ratio. The circuit is self-starting because the finite 
output conductance of the p-channel transistors MP4 and MP5 cause currents in Q1 and Q2 
generating some differential voltage (VBE1-VBE2) resulting in (ID1-ID2). M4 turns on current 
in Q3 and MP3 establishing the final bias currents in Q1 and Q2. Thus the circuit 
regenerates its own bias currents. 
The expression below shows the final expression for VBE1.  Notice it is the sum of 
a scaled VT and the threshold voltage of the device. 
 
                         (17) 
 
2.2 Design Considerations 
This section will discuss the design considerations required for this voltage 
reference design.  Several different aspects of the design will be looked at in detail 
including circuit power supply rejection (PSR), variation over temperature, process 
variation, and output impedance.  Also considered are supply current, output voltage 
noise, circuit startup, and considerations specific to device sizing. 
2.2.1 POWER SUPPLY REJECTION 
Two of the most important factors in designing reference voltages are having high 
PSR and minimal variation over temperature.  The proposed circuit provides a potential 
to achieve reasonable PSR and temperature behavior at minimal size and cost to the 
designer.   
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The challenge of PSR is burdened by the thin line technology.  The inherent low 
output impedance of the devices limits the PSR that the circuit can achieve.  Using long 
channel devices yield results that require extra help maximizing the PSR.  Usually 
external circuitry aids here.  Using a regulated supply voltage helps DC PSR and local 
bypass capacitor is used to minimize higher frequency roll-off of PSR.  Simulation results 
for PSR can be seen in the Section 2.3.   
2.2.2 VARIATION OVER TEMPERATURE 
The temperature behavior of the circuit is a large reason for selecting the 
topology.  The described circuit works to balance the positive temperature coefficient of 
the thermal voltage (achieved by taking the difference of two diode connected bipolar 
junction transistors biased with different current densities) with the negative temperature 
dependence of a MOSFET’s threshold voltage.  The temperature dependence of the 
circuit can be shown to have the following first order temperature behavior in  
relationship to the temperature coefficients of the thermal voltage and a MOSFET’s 
threshold voltage. 
 
   {    }  
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  {   }                                 (negative) 
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Equation (14) shows the balance of temperature coefficients of which this circuit 
takes advantage.  It also shows that the temperature coefficient of the resulting base-
emitter voltage varies as the threshold voltage of the MOSFET varies.  This means the 
final temperature dependence of the circuit is dependent on the MOSFET corner.  This 
results in the need to calibrate out the threshold voltage corner variation.  There are 
multiple methods that can be chosen to calibrate this circuit.  The choice made in this 
design is to vary the width of MP5. 
This allows the ln(10) term in the above equation to become variable such as 
ln(K) thus allowing the amount of VT in the circuit to be varied with an increasing or 
decreasing Vth.  The range found to be appropriate for this design was to vary the width 
from nominal by -25% to +30%.  Corner simulation results of the calibrated circuit are 
shown in the Section 2.3. 
2.2.3 PROCESS VARIATION AND SENSITIVITIES 
As described in the section discussing the variation with temperature, it has been 
pointed out that process variation of the threshold voltage of the NMOS devices affects 
the temperature variation of the output voltage.  This is due the fact that the threshold 
voltage shows up explicitly in the expression for the output voltage.  Otherwise, the 
circuit uses design techniques to eliminate variation over process.  For instance, the 
PMOS device parameters are cancelled by using matched current mirrors on the supply 
side.   
Perhaps most importantly, the process variation of IS is eliminated by generating a 
current that is dependent on IS itself.  As can be seen in the circuit design equations, IS 
cancels when the IS-dependent current is used to bias the base emitter voltage. 
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2.2.4 OUTPUT IMPEDANCE 
In CMOS voltage references, the output impedance of the circuit can be allowed 
to get quite large in some cases (especially at DC).  This is due to the fact that the 
minimization of current results in higher output impedance.  This is typically allowed in 
CMOS references because the voltage is typically used to bias MOSFET gates that draw 
no DC current.  However, high output impedance results in a reference voltage that is 
susceptible to interference from nearby switching devices.  This can be minimized by 
adding a capacitor to the output improving the output impedance at frequencies higher 
than DC. 
As devices scale to finer line technologies, gate current can become large due to 
electrons tunneling through the gate oxide.  This will set the minimum DC output 
impedance that can be allowed in a CMOS reference voltage circuit. 
A close look at the output impedance of this circuit reveals a large variation with 
temperature.  Equation 19 shows the derived expression for the output impedance of this 
circuit.  The output impedance is the parallel combination of the output impedance of the 
PMOS and the diode connected bipolar transistor.  The output transconductance of the 
MOSFET is much smaller than the transconductance of the diode connected bipolar 
device. 
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Since the current used to bias the bipolar output device is exponential with 
temperature, the output impedance is a strong function of temperature.  It is noted that VT 
decreases with temperature helping the output impedance expression, but it varies 
linearly and is quickly swamped out by the exponential bias current.  This results in an 
output impedance that is maximum at low temperatures.  This must be considered 
carefully when setting the minimum temperature of operation and the bias current used at 
that temperature. 
2.2.5 SUPPLY CURRENT 
As mentioned before, the circuit biases the output diode connected bipolar with an 
exponential bias current to compensate for the temperature variation in the base-emitter 
voltage.  This results in a bias current that increases with temperature.  Equation (16) 
shows an expression for the bias current of the output bipolar.  The final supply current is 
a scaled version of this current plus MOSFET bias currents.  It can be shown that the total 
MOSFET current is 2ID1.  Maintaining the square-law assumption for the drain currents 
of the MOSFETs, the following expression can be shown to be the supply current. 
 
                        (
   
  
)               
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2.2.6 STARTUP 
In a self biased circuit like the one presented here, circuit startup is an obvious 
question.  It is important to discover if the circuit has a possible solution other than the 
desired one.  A close look at the circuit reveals that a positive feedback loop is in use 
during startup.  Assume the output voltage is at zero volts when there is a supply voltage 
present.  A small increase of voltage on VBE1, caused by MOSFET drain-source leakage 
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for instance, will result in an increase in ID1.  ID1 will then cause ID2 and ID3 to increase 
resulting in a higher bias current for the bipolar devices.  This increased bias current will 
result in a higher VOUT completing the positive feedback loop.  The feedback of the circuit 
will be covered in detail in the section on circuit stability. 
The positive feedback of the circuit allows the guaranteed startup of the circuit; 
however, this startup is dependent on MOSFET leakage.   Although MOSFET sub-
threshold leakage is readily available in thin line technologies like 55nm, this current is 
going to be heavily dependent on temperature.  This will become very clear when the 
simulation results of the circuit startup is examined. 
A startup circuit can be used in improve the startup time of the circuit.  It is 
chosen not to include a startup circuit in this design for two reasons.  First, it is not 
explicitly required for startup and the design goal is minimalistic.  The design is 
minimalistic in area and in supply current, where a startup circuit could likely result in 
more of both.  Secondly, the lack of a startup circuit allows the study of the inherent 
startup of the circuit. 
2.2.7 DEVICE SIZING 
As described in the previous section, the circuit topology was chosen to be a 
convenient way to generate a reference voltage near half of the supply voltage for low 
voltage advanced CMOS processes.  Due to the low supply voltage available, novel 
solutions are required.  One of the drawbacks of a smaller node technology is that 
transistors tend to deviate from the square law on which the circuit depends.  In order to 
combat short channel effects including but not limited to low Ro and DIBL, the PMOS 
current mirrors are made long.  Low output impedance results in a degradation of this 
relationship. 
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The NMOS devices must also be reasonably long.  This is done in effort to 
maintain the square-law relationship.  A larger MOSFET go will result in a larger 
variation from the ideal equation shown.  Since the square law relationship was assumed 
in the design equations, it is required to size the devices to try to maintain this 
relationship.  It should be noted that long narrow devices will not suffice for this design.  
It is well known that the threshold voltage Vth varies with device dimensions, most 
notably when devices are sized at or near minimum sizes.  This fact sets the requirement 
that the width as well as the length of the NMOS devices must be set to some size greater 
than process node minimum size.  Below is a plot that aids in the sizing of devices in the 
chosen technology.  The threshold voltage of NMOS devices is plotted versus devices 
size. 
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Figure 4: Threshold variation versus device geometry for proposed 55nm process. 
Figure 4 reiterates that the threshold voltage is not independent of device 
geometry.  One important consideration is the slope of the threshold voltage function.  As 
device dimensions get smaller, not only does the threshold voltage decrease, but the 
magnitude of the first derivative also increases drastically.  When the matching of the 
circuit is considered, the increased slope of this line implies that for the Pelgrom size 
mismatch, the resulting threshold variation will be greater.  This fact can be used to set 
some minimum width. 
One of the difficulties designing this circuit is the same feature that makes it a 
possible to generate a near constant voltage across a diode: the exponential diode current.  
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The headroom of the MOSFET devices needs to carefully chosen while limiting the full 
temperature range of the circuit.  This is due to the fact that Vdsat is approximately related 
to the bias allowing the voltage drop across the PMOS current mirror to increase with 
exp[k’Idsat/2] caused by the exponential current increase. 
2.3 Simulation Results 
The proposed circuit was simulated in a low power 55nm process.  The 55nm 
node used is a 10% shrink of the 65nm node.  The goal of the design is to create a low 
power reference voltage of 620mv with +/-1% variation to us use for a high speed 6-bit 
data converter application in a commercial application.  The temperature requirement for 
a commercial application is 0ºC-70ºC.  All temperature sweeps are run from 0ºC-100ºC.  
Figure 5 shows a schematic of the design.   
 
 
Figure 5: Full schematic of proposed reference generator. 
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The nominal output voltage is near half supply with a calibratable current in the 
output bipolar device (not shown) by allowing the user to change the effective width of 
PM5. This allows one time calibration for the corner variation of the MOSFET threshold 
voltage.   The calibrated output voltage is well centered around the 620mV requirement.  
Figure 6 is a plot that shows the calibrated output voltage temperature sweeps for the 
typical, slow-slow, and fast-fast corners. 
  
 
Figure 6: Output voltage variation versus temperature from 0ºC to 100ºC (calibrated). 
The plot in Figure 7 shows the output in percent error.  The voltage is well with 
the +/- 1% error requirement for the commercial temperature range.  The design is 
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centered for the nominal process.  The fast-fast corner slightly exceeds requirements at 
temperature ranges above the commercial requirement.  
 
Figure 7: Reference voltage output variation in percent versus temperature. 
The supply current is seen to be less than 6uA over process corners.  At low 
temperatures the MOSFET bias currents dominate the supply current.  As the temperature 
increases, the exponential bias current of the bipolar devices take over as the dominant 
power consumers.  This can be seen in Figure 8. 
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Figure 8: Supply current variation versus temperature. 
Considering the presence of a positive feedback loop in the circuit, it is important 
to verify the loop dynamics of the circuit.  Figure 9 shows the loop gain and phase.  The 
loop gain is a maximum at DC with a gain of -3dB where the phase is 0º.  The gain falls 
off for all corners at higher frequencies.  Note that the corners shown are calibrated 
corners meaning that circuit has been calibrated to give the appropriate output voltage. 
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Figure 9: Reference voltage gain/phase plot.  
The power supply rejection of the circuit is simulated at the typical process 
corner.  The low frequency AC PSR flattens out to -26dB.  The plot is shown in Figure 
10.  This means that for every 100mV of variation of the supply voltage results in 251uV 
of variation in the output voltage of the circuit.  At frequencies around 100MHz, the PSR 
of the circuit is falling off due to parasitic capacitances.  This can be alleviated by 
including a local bypass capacitor. 
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Figure 10: AC power supply rejection of the proposed reference generator. 
The noise voltage at the output simulation results is also shown Figure 11.  The 
noise spectral density is shown in the upper plot and the integrated noise in the lower.  
The dominant noise sources are at the output of the circuit.  The integrated noise varies 
slightly with process and calibration.  The total noise integrated from 1 kHz to 1 GHz is 
nominally 259uV rms.  Table 1 shows the contributions of the output devices: MP5 and 
Q1 in Vrms and percent for the nominal simulation. 
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Noise Source Parameter Noise Contribution [uVrms] Percent of Total [%] 
MP5 Id 199.3 59.26 
Q1 Ic 125.1 23.35 
Q1 Ib 102.7 15.73 
Table 1: Major noise contributors in the proposed design. 
 
Figure 11: Output noise spectral density and integrated output noise. 
The transient simulation of the circuit startup is shown in the next plot.   
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The circuit starts up in less than 100us. 
 
Figure 12: Transient simulation of the circuit startup. 
A major concern of the circuit is the effect of statistical matching.  It is important 
to answer the question of how much error can be expected at the output voltage for the 
given circuit and sizing.  Figure 13 is a histogram of the output voltage taken 1000 
samples using Monte Carlo analysis.  Only mismatch is considered in the following plot 
since the corners have been accounted for by previous simulation.  The corners set the 
range required by calibration and the standard deviation (seen below) sets the minimum 
step required by the calibration.   
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The following histogram shows a mean of 619mV with a standard deviation of 
8.6mV.   
 
Figure 13: Histogram of output voltage for 1000 Monte Carlo iterations showing a mean 
of 619mV and standard deviation of 8.6mV. 
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3 FUTURE WORK 
In this section, possible paths for future work will be explored.  The obvious place 
to improve the circuit would be to explore the possibility of removing the very process 
dependent threshold voltage from the output.  A possible path of doing this will be 
described next.  
3.1 ANALYSIS OF SOURCE DEGENERATION WITH BIPOLAR DEVICE (WEAK INVERSION) 
If M4 is made very wide and allowed to operate in weak inversion for the entire 
bias current range, the following may be a path to replacing the threshold voltage with a 
base-emitter voltage in the output voltage expression.  In the following figure, a 
MOSFET operating in the weak inversion region is source-degenerated with a diode 
connected substrate PNP.   
 
 
Figure 14: Source degeneration of a MOSFET with diode connected bipolar device. 
The following analysis neglects body effect on the MOSFET.  The body effect 
can be ignored if the body is connected to the source in a triple well process.  Also 
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assumed is that Vds >> VT, where VT is the thermal voltage.  With the previous 
assumptions, IOUT can be written as follows: 
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Substituting the diode equation yields: 
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And solving for IOUT: 
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Figure 15: Using source degenerated MOSFET to generate stable reference with an input 
voltage equal to VBEX +VTH 
From this relation, it can be seen that the output current is an exponential current 
scaled by I0 and IS.  This is what is expected to get a constant voltage across diode.  If this 
current is used to bias a diode connected substrate bipolar (Q1) when VIN is set to VBEX + 
VTH (see Figure 15), the following expression can be obtained: 
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This relation suggests that a scaled bandgap relationship can be achieved with this 
strategy and the threshold voltage has been removed from the circuit.  The bandgap 
maximum is one half of a typical bandgap since n and nmos are never less than one.  It 
appears that nmos can be used as scaling calibration and I0 can be used as λ calibration.  
These two weak inversion parameters of the MOSFET are related, and their temperature 
behavior will play a role in the bandgap voltage. 
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4 CONCLUSION 
A novel approach to reference voltage design has presented to achieve a voltage 
near half supply in a 55nm process technology.  A minimalist circuit has been presented 
to generate an output voltage balancing the negative temperature coefficient of a 
MOSFET’s threshold voltage and the positive temperature coefficient of the thermal 
voltage.  The voltage is generated across a base-emitter of the parasitic bipolar device 
that is available in the process by creating a bias current that has an exponential 
relationship to temperature. 
A full design has been presented for the commercial temperature range.  The 
target output voltage is regulated to better than +/- 1% variation over process and 
temperature when a one-time calibration is applied.  All pertinent simulation results are 
also shown including variation, PSR, startup, noise, supply current, and mismatch effect 
on the final design.  A final design is shown that meets the required specs.  The important 
trade-offs of the design are presented completely and clearly. 
Lastly, a path for possible future work is described in detail along with detailed 
analysis. 
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